In this study, a digital primary-side controller for a flyback light-emitting diode driver with superior line regulation, high power factor (PF), and low total harmonic distortion (THD) was proposed. Conventional constant on-time control is hampered by input current distortion, leading to high THD.
I. INTRODUCTION
Recently, LEDs have become the most popular lighting source for solid-state lighting. Compared with traditional incandescent or fluorescent lamps, LEDs are smaller, more efficient, and have longer lifetimes. With the gradual replacement of conventional lighting sources, LEDs are commonly being used for residential and commercial lighting. LED drivers play a vital role in driving multiple LEDs and have a considerable effect on their cost and lifetime.
Nonisolated LED drivers are more attractive solutions than isolated ones for manufacturers owing to their lower cost and higher efficiency [15] , [16] . Nevertheless, owing to safety issues, isolated solutions are also commonly used [3] - [14] . For low-to-moderate power applications, a flyback converter is widely used owing to its advantages of low cost, compact driver size, and straightforward topology. By operating in the critical conduction mode (CRM) or the discontinuous conduction mode (DCM), a low-power flyback converter
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can reduce the switching loss to reduce power consumption. Nevertheless, the switch current will resonate owing to the parasitic component, rendering is difficult to achieve zero current switching. Therefore, quasi-resonant control is widely adopted in a DCM flyback converter [7] , [8] .
According to Energy Star requirements, the power factor (PF) of solid-state lighting is above 0.7 and 0.9 for residential and commercial applications, respectively [1] . Furthermore, the input current harmonics must meet the IEC-61000-3-2 Class C standard regulation [2] . Thus, power factor correction (PFC) is often necessary for LED drivers [3] - [8] . Among multiple control schemes, constant on-time (COT) control is mostly adopted in PFC because using this approach, is simple to achieve high PF. However, owing to the discontinuous input current, the PF of the COT flyback PFC converter is inherently worse than that of the COT Boost PFC converter [4] . To optimize the PF and total harmonic distortion (THD), a variable on-time control strategy is proposed with an adaptive on-time system for PF improvement and THD reduction [4] ; however, the complex computations and complicated control scheme are not VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ suitable for low-power flyback LED drivers with a simple control scheme. An improved variable on-time (VOT) control in [5] simplified the control scheme by only adding an analog divider compared with the conventional COT-controlled flyback converter. Other approaches such as constant frequency control can also be used to optimize the PF and THD [7] .
For achieving constant output current control, it is necessary to sense the output current from the secondary side, and an opto-coupler forms the feedback loop. Unlike secondary-side regulation, primary-side regulation (PSR) can regulate the output current from the primary side. PSR does not require an opto-coupler and has therefore become more popular in recent years [6] - [14] .
However, PSR LED drivers experience poor line regulation and load regulation because of the inaccurate output current estimation from the primary-side current. Furthermore, many factors, such as intrinsic propagation delay in the control logic and parasitic capacitor in the gate driver as well as the metal-oxide-semiconductor field-effect transistor (MOSFET), affect output current accuracy. To solve this problem, many primary-side regulators for output current estimation have been proposed in recent years [9] - [14] . Input voltage feedforward compensation (IVFF) was proposed for peak current compensation [10] . By injecting a feedforward current proportional to the input voltage into the current sense resistor, a less accurate but simple method has been widely applied in products. Some more accurate but complicated solutions that directly detect the propagation delay in implementations of complex analog circuits have also been proposed for output current regulation [11] - [14] .
Recently, digital control of a switching mode power supply has become popular, especially for applications that need a complex control scheme. Programmability and strong computational ability enable the complex computation for analog control to be easily implemented by digital control. Owing to the requirement of increasing functions for power management, many digital control techniques have been proposed [17] - [22] .
Considering the aforementioned issues, this study proposes a digital PSR COT flyback LED driver with quasi-constant frequency control, quasi-resonant (QR) control, and delay compensation. Compared with the conventional PSR COT control scheme, the proposed digital controller can easily achieve high PF and low THD. The proposed delay compensation can eliminate the effect of propagation delay in the output current to achieve favorable line and load regulation. Section II discusses the conventional COT-controlled PSR QR flyback LED driver. Section III provides a detailed description of the proposed LED driver. Finally, Section IV presents the experimental results. magnetizing inductor L m , a secondary freewheeling diode D 1 , an output capacitor C o , a power MOSFET S 1 with parasitic capacitance C r , and a current sense resistor R cs .
II. CONVENTIONAL COT-CONTROLLED PSR QR FLYBACK LED DRIVER
In conventional quasi-resonant control, switch S 1 turns off when the ramp signal V ramp (t) is higher than the compensation voltage V comp (t), and the magnetizing inductor L m starts discharging, as shown in Fig. 2 . After the secondary-side current I s (t) is reduced to zero, L m starts resonating with C r . The resonant phenomenon can be observed from the auxiliary voltage V aux (t). When V aux (t) resonates to the valley point, S 1 is turned on again. Therefore, zero-current-switching is realized.
In the steady state, the estimated output current I est (t) is the same as I REF and the compensation voltage V comp (t) is almost constant; thus, on-time of switch S 1 is constant. During the on-time process of switch S 1 , the primary-side current I p (t) increases linearly. As shown in Fig. 1 and Fig. 2 , the primary-side peak current I p_pk (t) is proportional to the on-time of S 1 and input voltage V in (t), and can be expressed as
where T on is the on-time of switch S 1 and V p is the amplitude of the input voltage. Therefore, the primary-side average current I p_avg (t) within a switching cycle can be given by
where T s (t) is the switching period over a switching cycle. However, the switching period T s (t) varies with input voltage V in (t). From Fig. 2 , T s (t) is expressed as where T dis (t) is the conduction time of the secondary freewheeling diode D 1 during a switching cycle.This can be derived as
where V o is the output voltage, N p , the number of turns in the primary-side winding, and N s , the number of turns in the secondary-side winding. By substituting (3)-(5) into (2), the primary-side average current I p_avg (t) and input current I in (t) can be expressed as
where K p = N s V p /N p V o and K r = T r /2T on . The multiplying factor T on V p / 1 + K p |sin (ωt)| + K r is variable. As shown in (6) , the input current I in (t) is not sinusoidal. The PF and THD of the conventional COT-based QR flyback LED driver is degraded.
III. PROPOSED DIGITAL PSR FLYBACK LED DRIVER
This section describes the operation principle of the proposed digital control scheme in detail for LED driver application. Fig. 3 shows the proposed digital primary-side control scheme. For commercial lighting applications, high PF and low THD are required; these can be achieved easily by using the proposed digital control scheme. The overall system shown in Fig. 3 is based on the COTcontrolled scheme to satisfy the high PF requirement. Some THD enhancement techniques such as constant frequency control are described later.
As shown in Fig. 3 , the proposed digital controller can be divided into three main blocks: current estimator, delay compensator, and digital quasi-constant frequency controller (DQCFC). The blue block, namely the current estimator, calculates the output current through the digital signal converted from the sensed primary-side current signal V cs (t) by an analog-to-digital converter (ADC). The estimated output current I est will be equal to I REF in the steady state; thus, the output current can be regulated. The delay compensator can eliminate the propagation delay result from the nonideal characteristic of the power MOSFET and the gate driver. DQCFC automatically selects the valley points. With switch S 1 triggered at the selected valley point, the switching frequency can be limited in a desired range; therefore, a quasiconstant frequency is achieved for realizing high PF. Each block is described in detail below.
A. OUTPUT CURRENT CALCULATION
Some analog solutions for output current estimation have been proposed in recent years [9] - [14] ; however, digital solutions have rarely been presented. Thus, a digital output current estimator is proposed in this paper, and some mathematical equations for the proposed method are derived.
To realize how to obtain the output current, Fig. 4 shows the steady state of the output current estimation. When switch S 1 is turned on, the primary-side current I p (t) increases with a constant slope and then rises to a peak current I p_pk (t) until the switch is turned off. When S 1 is turned off, the secondary-side diode D 1 conducts and the energy stored in the primary-side magnetizing inductor L m is transferred to the secondary-side LED. The secondary-side diode current I s (t) decreases linearly from the secondary-side peak current I s_pk (t). Once the current I s (t) is reduced to zero, the inductor L m and the parasitic capacitance C r start resonating and then turn on at the valley point.
From Fig. 4 , the peak current I s_pk (t) and the secondary-side average current I s_avg (t) over a switching cycle are derived as
The output current I LED (t) is the average of I s_avg (t) over a half of a line cycle, given by
where T L is a half of a line cycle, as shown in Fig. 4 . By substituting (7) and (8) into (9), the output current I LED (t) can be rewritten as
where
According to (10) , the output current I LED (t) is reflected to the primary side and can be estimated from three variables: conduction time T dis (t) of diode D 1 , primary-side peak current I p_pk (t), and switching cycle T s (t). Based on the detection of T dis (t), T s (t), and I p_pk (t), the estimated output current is theoretically equal to the output current.
From Fig. 3 , the primary-side current I p (t) is sensed by a resistor R cs in series with a power MOSFET, and the sensed current signal is fed to an external ADC. The ADC samples and converts the peak current I p_pk (t) to the digital signal I p_pk [n], where I p_pk [n] is the primary-side peak current in the nth switching cycle. As shown in Fig. 4 , the sample frequency of the ADC is the same as the switching frequency T s (t). It only samples I p_pk (t) once a switching cycle. To prevent the switching noise from affecting the accuracy of I p_pk (t) as soon as the switch is turned off, sampling is performed at T on /2 because the primary-side current I p (t) at this time is equal to I p_pk (t) /2. Then, information about I p_pk (t) can be obtained. The peak current I p_pk [n] is sent to the current estimator, which includes three blocks: T dis detection, switching period detection, and output current estimation.
The T dis detection block calculates T dis (t), which can be derived from the ''zero cross detection (ZCD)'' block shown in Fig. 3. Fig. 5 shows the main waveform of the proposed digital controller. The auxiliary winding signal V aux (t) is used to detect the T dis (t). A comparator, that is, a ZCD block, generates a zero crossing signal ZCD (t) by comparing V aux (t) with the ground. According to Fig. 5 , the secondaryside on-time T dis [n] in the nth switching cycle can be given by where T r [n] is the resonant period in the nth switching cycle and T int [n] is the time interval between the first positive edge and the negative edge of ZCD (t) in the nth switching cycle. From Fig. 3 , the switching period detection block is used to calculate T s [n], where T s [n] is the switching period over the nth switching cycle. To detect T s [n], the switch trigger-on pulse Gate_on (t) is fed to the switching period detection block. As shown in Fig. 5, Gate_on (t) is a pulse that determines the turn-on moment of switch S 1 . After Gate_on (t) is set, S 1 is turned on, and is turned on again upon meeting the next Gate_on (t) pulse. Thus, the interval between the two adjacent pulses is T s [n]. Fig. 6 shows the output current estimation block. Based on the detection of I p_pk [n], T dis [n], and T s [n], three signals are sent to the average current estimation block to calculate the average current over a switching cycle. This block first calculates the secondary-side average current according to (8) ; this is given by
where I s_avg [n] is the secondary-side average current in the nth switching cycle. From (12) , N p /2N s is always fixed so that it can be ignored in the digital control scheme. Therefore, the estimated secondary-side average current I s_avg [n] can be treated as the actual secondary-side average current I s_avg (t). To obtain the estimated output current, the output current derived from (9) and (10) can be written as
where I est [n] is the estimated output current in the nth switching cycle and N is the number of the switching cycles within the T L . Although the output current estimation block calculates I s_avg [n] in every switching cycle, assuming that there are 3200 switching cycles within T L , (13) can be rewritten as
The digital controller has to perform a large numbers of additions; this is ineffective and causes serious delays. Therefore, downsampling is performed by sampling the first of every 100 I s_avg [n] to simplify the computation, as given by
where I s_dow is the secondary-side average current after downsampling. Equation (15) is modified to (16) to track the output current. Fig. 6 shows a simple moving average filter. Similar to (15), a ''movement'' is essential for output current tracking, and the window length of the moving average filter is 32; this corresponds with the number of I s_dow [n] within T L . By using a moving average filter, the output current can be tracked and estimated effectively. 
From Fig. 3 , the estimated output current I est [n] is compared with the reference I est by a digital PI compensator for closed-loop control. In the steady state, the estimated output current is equal to the reference. From this process, the output current can be regulated accurately.
B. DELAY COMPENSATOR
Many factors, such as intrinsic propagation delay in the control logic and parasitic capacitor in the gate driver as well as the MOSFET, affect output current accuracy. The switch will be fully turned off with a short time delay T d , as shown in Fig. 7 (a) . From (1), the actual peak current I p_pk (t) is given as
The delay leads to an inaccurate primary-side peak current as well as output current and degrades the line regulation further. Some analog solutions have been presented to resolve this issue [10] - [14] ; however, they required either complex analog circuits or external components. Some digital solutions have also been presented [18] , [20] . However, the above two solutions make the computation complicated, thereby increasing the complexity of the implementation. Fig. 7 (b) shows a simple digital delay compensation method. If the on-time component of the power MOSFET is reduced from T on to T on as given by (18), by substituting (17) into (16) , the effect of a delay in T d can be eliminated. Thus, the desired peak current is achieved. Fig. 3 shows the proposed delay compensator. The T d detection block obtains the turn-off delay from V gs (t) and ZCD (t). As shown in Fig. 8 , the polarity of V aux (t) becomes inverse as soon as the power MOSFET is fully turned off. The interval between the negative edge of V gs (t) and the positive edge of ZCD (t) is the turn-off delay [13] ; therefore, the T d detection block obtained T d by this time interval. From Fig. 3 , T d is subtracted from V comp , where V comp and V comp can be respectively treated as T on and T on for digital control. Therefore, (18) can be implemented with the proposed delay compensator. Compared with other digital solutions, the proposed delay compensation has a low cost and easily improves line regulation.
C. DIGITAL QUASI-CONSTANT FREQUENCY CONTROLLER
Section II discusses the disadvantage of a flyback converter experiencing low PF and high THD. However, according to (2) , the input current is purely sinusoidal if the switching period T s (t) is always fixed. This so-called constant frequency control scheme improves THD more easily than does variable on-time control [4] .
For conventional QR control, switch S 1 turns on immediately as soon as the first valley point is detected, as shown in Fig. 2 . However, a constant frequency is not achievable for QR control, where the switching period is determined by the valley point. To satisfy the constant frequency and QR control simultaneously, a compromised method has been proposed [7] . If the switching period is smaller than the preset minimum period T s_min when the valley point is detected, the trigger-on signal is blocked and S 1 is inactivated. As shown in Fig. 5 , the valley signal V valley (t) is set as the valley point is detected, and the blocking signal T s_min (t) blocks all valley signals unless the switching period is higher than T s_min . After T s_min (t) is set, the valley point is allowed to trigger the signal Gate_on (t) to turn on S 1 . Therefore, the switching period T s [n] can be limited by (19) . Although constant frequency control is not achieved, quasi-constant frequency control can also improve PF and THD with the advantage of QR control. Fig. 3 shows the proposed digital quasi-constant frequency controller (DQCFC); it comprises the valley detection block and the minimum period generation block. From Fig. 5 , both blocks restart with the trigger of the turn-on signal Gate_on (t). For digital control, the valley detection block can obtain the accurate resonant period T r [n] according to the zero crossing signal ZCD (t) as a flyback converter starts resonating. All detections of valley points can be exactly derived from T r [n] and ZCD (t) through digital computations. If a valley point is detected, the valley detection block will send out a pulse V valley (t). The minimum switching period generation block generates the blocking signal T s_min (t), which continuously blocks the pulse V valley (t) during T s_min . When the switching period is higher than T s_min , T s_min (t) is set and the pulse of the next valley point passes through an AND gate, as shown in Fig. 3 , to generate the trigger-on signal Gate_on (t).Then frequency is limited to the desired range. Fig. 9 shows the flowchart of DQCFC, where a counter Count is used for switching period computation for comparison with the minimum switching period T s_min . DQCFC can realize a high PF and low THD unlike the methods proposed in previous studies. Fig. 10 shows the experimental prototype of the digital primary-side-controlled flyback LED driver. The system includes a printed circuit board (PCB) and a digital controller. The power stage of the flyback converter, a comparator, an ADC, and a power MOSFET driver were constructed on the PCB. The digital controller was implemented by a field-programmable gate array (FPGA) to synthesize the Verilog code. Table 1 lists the key components and parameters. Fig. 11 shows the steady-state waveforms for 110-V ac . In Fig. 11 , the red trace is the output current I LED , the orange trace is the rectified input voltage V in , the blue trace is the primary-side current I p , and the green trace is the auxiliary winding voltage V aux . The value of I LED is 0.98 A. Fig. 12 and Fig. 13 show 110-V ac waveforms zoomed-in at high V in and low V in , respectively. At high V in , the system is operating in the BCM mode. The switch is turned on at the first valley point, and the switching period is 22.6 µs. At a low V in , the system is operating in the DCM mode. The switch is FIGURE 13. 110-V ac steady-state waveform (zoomed-in at low V in ). VOLUME 8, 2020 turned on at the third valley point, and the switching period is 20.1 µs. Both meet the requirements of the digital frequency limiter. Fig. 14 shows the steady-state waveforms for 220-V ac . The value of I LED is 1.015 A. Fig. 15 and Fig. 16 show 220-V ac waveforms zoomed-in at high V in and low V in , respectively. At a high V in , the system is operating in the DCM mode. The switch turns on at the second valley point, and the switching period is 20.1 µs. At a low V in , the system is also operating in the DCM mode. The switch turns on at the fifth valley point, and the switching period is 21.0 µs. Both meet the requirements of the digital frequency limiter. Fig. 17 shows the experimental results of line regulation. The accuracy of I LED is within ±3% when the AC input voltage changes from 90 to 264 V ac . Moreover, to show the overall performance of the proposed LED driver, load regulation measurement was performed in this study. As shown in Fig. 18 , the load regulation is within ±2%. Fig. 19 and Fig. 20 show the steady-state waveforms for PF and THD measurements at 110-V ac and 220-V ac , respectively. PF and THD are measured using a power meter. Fig. 19 shows that PF is 0.998 and THD is 3.6%. Fig. 20 demonstrates that PF is 0.981 and THD is 3%. Fig. 21 and Fig. 22 show the PF and THD measurements when the AC input voltage changed from 90 to 264 V ac . The PF is above 0.95 and THD is lower than 5% in the entire input range; this means that high PF and low THD can be maintained at the universal line voltage. Table 2 shows comparisons of the obtained results with published ones. The PF and THD performances in this study are the same as or superior to those in other studies. The line and load regulation performances are superior to those of other digital control references. 
IV. EXPERIMENTAL RESULT

A. STEADY-STATE MEASUREMENT
B. PF AND THD MEASUREMENT
V. CONCLUTION
This study proposed a digital primary-side LED driver to achieve high line regulation, high PF, and low THD. Moreover, this study is the first to present a single-stage flyback LED driver with PFC implemented fully through digital control. The theoretical analysis and circuit realization of the digital controller are detailed herein. The experimental results indicate that by using the proposed scheme, the LED current accuracy can be improved to within 3%, PF can be higher than 0.95, and THD can be lower than 4% when the input voltage ranges from 90 to 264 V ac . In addition, the structure of the proposed digital control is the most straightforward choice to reduce hardware costs. Therefore, the proposed digital control LED driver is suitable for smart lighting applications in the future.
